FPGA based implementation for extracting the roots of real number
نویسندگان
چکیده
منابع مشابه
Parallel MPC for Real-Time FPGA-based Implementation
The succesful application of model predictive control (MPC) in fast embedded systems relies on faster and more energy efficient ways of solving complex optimization problems. A custom quadratic programming (QP) solver implementation on a field-programmable gate array (FPGA) can provide substantial acceleration by exploiting the parallelism inherent in some optimization algorithms, apart from pr...
متن کاملFPGA Implementation of Metastability-Based True Random Number Generator
True random number generators (TRNGs) are important as a basis for computer security. Though there are some TRNGs composed of analog circuit, the use of digital circuits is desired for the application of TRNGs to logic LSIs. Some of the digital TRNGs utilize jitter in freerunning ring oscillators as a source of entropy, which consume large power. Another type of TRNG exploits the metastability ...
متن کاملFPGA Implementation of a Hammerstein Based Digital Predistorter for Linearizing RF Power Amplifiers with Memory Effects
Power amplifiers (PAs) are inherently nonlinear elements and digital predistortion is a highly cost-effective approach to linearize them. Although most existing architectures assume that the PA has a memoryless nonlinearity, memory effects of the PAs in many applications ,such as wideband code-division multiple access (WCDMA) or orthogonal frequency-division multiplexing (OFDM), can no longer b...
متن کاملFPGA Implementation of Object-Based Real-Time Object Tracking Architecture
1. Introduction Detecting moving objects in a video sequence and object tracking are indispensable technologies for surveillance and recognition systems. Various solutions have already been proposed for video object tracking (e.g. background difference based method [1], optical flow based method, and model-based method). However, each method has some short comings, for example, although the bac...
متن کاملFPGA Implementation of Residue Number System Structures
In this paper we explore the feasibility of implementing Residue Number System (RNS) based DSP algorithms on Lookup table based Field Programmable Gate Arrays (FPGAs). In this process, Binary Decision Diagrams are used for logic representation, and a new minimizing algorithm for incompletely specified functions is introduced. A sample residue arithmetic based design is presented along with prom...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Alexandria Engineering Journal
سال: 2016
ISSN: 1110-0168
DOI: 10.1016/j.aej.2016.07.003